Lenovo LF80565QH0254M Datenblatt Seite 131

  • Herunterladen
  • Zu meinen Handbüchern hinzufügen
  • Drucken
  • Seite
    / 142
  • Inhaltsverzeichnis
  • LESEZEICHEN
  • Bewertet. / 5. Basierend auf Kundenbewertungen
Seitenansicht 130
Document Number: 318080-002 131
Features
7.4.3.4.5 MINV: Minimum Cache Voltage
This location contains the minimum Cache voltage. This field, rounded to the next
thousandth, is in mV and is reflected in hex. The minimum V
CACHE
reflected in this field
is the minimum allowable voltage assuming the FMB maximum current draw for two
processors. Writes to this register have no effect.
Example: The Intel
®
Xeon
®
Processor 7200 Series and 7300 Series does not utilize a
Cache VID. Offset 2D - 2Eh will contain 0000h (0 decimal).
7.4.3.4.6 RES4: Reserved 4
These locations are reserved. Writes to this register have no effect.
7.4.3.4.7 CDCKS: Cache Data Checksum
This location provides the checksum of the Cache Data Section. Writes to this register
have no effect.
7.4.3.5 Package Data
This section provides package revision information.
7.4.3.5.1 PREV: Package Revision
This location tracks the highest level package revision. It is provided in ASCII format of
four characters (8 bits x 4 characters = 32 bits). The package is documented as 1.0,
2.0, etc. If this only consumes three ASCII characters, a leading space is provided in
the data field.
Example: The Intel
®
Xeon
®
Processor 7200 Series and 7300 Series utilizes the first
revision of the FC-mPGA6 package. Thus, at offset 32-35h, the data is a space followed
by 1.0. In hex, this would be 20h, 31h, 2Eh, 30h.
Offset: 2Dh-2Eh
Bit Description
15:0 Minimum Cache Voltage
0000h-FFFFh: mV
Offset: 2Fh-30h
Bit Description
15:0 RESERVED 4
0000h-FFFFh: Reserved
Offset: 31h
Bit Description
7:0 Cache Data Checksum
One Byte Checksum of the Cache Data Section
00h- FFh: See Section 7.4.4 for calculation of the value
Seitenansicht 130
1 2 ... 126 127 128 129 130 131 132 133 134 135 136 ... 141 142

Kommentare zu diesen Handbüchern

Keine Kommentare