Lenovo 59P5107 Datenblatt PDF herunterladen (Seite 99)

Low Voltage Intel

Xeon

™

Processor at 1.60 GHz, 2.0 GHz and 2.4 GHz

Datasheet 99

8.0 Debug Tools Specifications

The Debug Port design information has been moved. This includes all information necessary to

develop a Debug Port on this platform, including electrical specifications, mechanical

requirements, and all In-Target Probe (ITP) signal layout guidelines. Please reference the

ITP700

Debug Port Design Guide

for the design of your platform.

8.1 Logic Analyzer Interface (LAI)

Intel® is working with two logic analyzer vendors to provide logic analyzer interfaces (LAIs) for

use in debugging systems. Tektronix* and Agilent* should be contacted to get specific information

about their logic analyzer interfaces. The following information is general in nature. Specific

information must be obtained from the logic analyzer vendor.

Due to the complexity of systems, the LAI is critical in providing the ability to probe and capture

system bus signals. There are two sets of considerations to keep in mind when designing a system

that may make use of an LAI: mechanical and electrical.

8.1.1 Mechanical Considerations

The LAI is installed between the processor socket and the processor. The LAI pins plug into the

socket, while the processor pins plug into a socket on the LAI. Cabling that is part of the LAI

egresses the system to allow an electrical connection between the processor and a logic analyzer.

The maximum volume occupied by the LAI, known as the keepout volume, as well as the cable

egress restrictions, should be obtained from the logic analyzer vendor. System designers must

make sure that the keepout volume remains unobstructed inside the system. Note that it is possible

that the keepout volume reserved for the LAI may differ from the space normally occupied by the

processor heatsink. When this is the case, the logic analyzer vendor may provide a cooling solution

as part of the LAI.

8.1.2 Electrical Considerations

The LAI may also affect the electrical performance of the system bus; therefore, it is critical to

obtain electrical load models from each of the logic analyzers to be able to run system level

simulations to prove that their tool may work in the system. Contact the logic analyzer vendor for

electrical specifications and load models for the LAI solution they provide.

1 2 ... 94 95 96 97 98 99 100 101 102

Keine Kommentare

Lenovo 59P5107 Datenblatt Seite 99